A new algorithm for test-vector-generation (TVG) for combinational circuits has been presented for testing VLSI chips. This is done by defining a suitable metric or distance, in the space of all input vectors, between a vector and a Set of vectors. The test vectors are generated by suitably maximising the above distance. Two different methods of maximising the distance are suggested. Performances of the two methods for different circuits are presented and compared with the random method of TVG. It was observed that method B is superior to the other two methods. Also, method A is slightly better than method R.
INTRODUCTION
each line interconnecting any two gates can be assumed to be either stuck-at-zero (s-a-O) or stuck-at-one (s-a-l ).
If there are n such lines in a circuit, the total number of possible faults are 3n-l (including the dont-care condition). This is very large number in most cases, and hence the model is usually restricted to single s-a-fs, which are then 2n in number .
Advances in semiconductor and miniaturisation technologies have given birth to very large scale integrated (VLSI) circuits which form the basis of most of the chips in the present day computing systems. Also, most of the recent application specific integrated circuits (ASICs) fall within the VLSI category.
This has led to a proliferation of ideas, methodologies and processes in VLSI circuit design and f~bncationl. Especiallyon the software front, some of the cbncepts involved are2.3 : description and modelling of. faults, ~imulation techniques for design verification, simulation of faults, test-vector-generation techniques for fault detection, etc.
Haviqg modelled a given fault, it is necessary to detect that fault by giving a suitable input pattern to the circuit. This suitable pattern is called a test-vector (TV). A TV is an input pattern which gives different outputs for the fault-free circuit and the faulty circuit, and hence detects that fault. One TV may, of course, detect more than one fault in a circuit. It is desirable -!9 generate a set of TV's Which will detect as many faults as possible. The process of generating the required TV's is called test-vector-generation (TVG)'. Hence, it is necessary to have a very efficient TVG package which -will generate the TV's in as minimal a time as is possible.
The key ideas involving TVG are illustrated in Sec. 2. Section 3 gives the basic idea involving a new algorithm via, a metric in the space of input vectors. Two methods of TVG based on the algorithm given in 
Let each member of ( V)J has a representation as given in Eqn (2) ,
VJ = (bJI' bn, bJm)
As mentioned in the introduction, the most popular fault~model, which is representative of the majority of possible physical faults aftei manufacture, is the s-a-f model at the gate level. The primary aim of any good TVG package is to generate vectors in minimal time giving maximal f-c.
In principle, one can always generate an exhaustive set of all possible vectors that can be fed into a circuit. For example, given a circuit with m primary inputs, the total number of all possible inputs is 2m. But for typical pin number, like m = 100 (or more), the total number of vectors is 21°0, which is astronomical.
It is thus Estimate (f-ch 
The desired algorithm can be realised by defining a suitable metric or equivalently a distance D, in the space of input vectors (i.e., on ~) between a vector Vnexl (i.e., a point on Hm} and a set of vectors (\1)J (i.e., a set of points on Hm represented by ( \l)J. ( \l)pew is then that ( \l)Pext obtained by maximising the above distance D. This can be done as follows:
The distance D{ ( \l)J' V next } between the set of vectors ( \l)J and the vector V next is defined as follows: The idea of finding a vector farthest from a set of " vectors, will be used to find the test vectors"~s follows:
In any iteration, let ( Y)J be the set of v~ctors already generated, leading to a fault-coverageoftf-c)J" Choose The circuit is shown in Fig. 3 . To assess the performances of A and B, they were compared with lV's generated by the random method (R). In R, each input vector V new is generated randomly and completely independellt of the previous vectors generated so far. It represents picking any point on the hypercube Hm with equal probability. It is desirable that A and B yield better performances than R. The results of the analysis on the various circuits using R, A and B are" presented in Table I .
In :rable I, we give the circuit name, number of testable faults, which can he detected by fault-simulator , the number ~t-yectors generated or tried ( the set V new) , the number of vectors selected out of V which new increase the f-c (the f-c after saturation) i.e., when it .i For the adder-subtractor, not only was the f-c for B the highest, the number of vectors generated was the least ( almost one-third of those generated by A and R). Hence B utilised one-third the system time.
I For the logical unit, the f-c obtained from B was greater than 90 per cent.
Hence it can be concluded that B is better than both A and R. 
DISCUSSION AND CONCLUSION
A new algorithm has been described for TVG , based on the concept of a distance of a point on a hypercube from a given set of points on the hypercube, along with the idea of maximising the distance. Two alternative methods A and B for maximising the above distance were suggested and their performances on different circuits were compared with the random TVG method R. It was observed that B is superior to the other two methods in a variety of ways. Also, A is slightly better than R.
In B, scope for exploring neighbouring vectors unit Hamming distance from vfn was incorporated. In principle, this can be extended to neighbours with larger Hamming distances, depending on the need. It is important to point out that for all the circuits analysed in Table 1 , change by unit Hamming distance was sufficient. That is, all the neighbours unit Hamming distance from VJin were never exhausted; One of the above neighbours always succeeded in increasing the fault-coverage.
It can also be seen from Table 1 that A and R can be compared as follows:
The f-c is higher from A in half the cases.
(ii) The number of vectors finally selected by A is less than that selected by R. Hence the selected vectors are more optimally chosen by A.
(iii) The number of vectors generated by A is always less than for R. Hence A always utilises less system time.
Thus A could be said to be slightly better than R.
ISCAS'85 Benchmark Circuits
The ISCAS'85 circuits are the. now well established benchmarks for combinational circuits. Method B was run on the benchmark circuits and compared with the 4.
In the case of the opcode decoder ,-the total number of valid input instructions is' usua\)y sma\). Hence all the inputs can be exhaustively enumerated in the test-vector set to get maximal fault-coverage. The statistics shown in Table 1 and Table 2 highlight the superiority of B over the R.
It is next proposed to integrate the TVG method described in this paper with some local methods of TVG (e.g. PODEM-based algorithms). This is towards setting up a TVG package yielding fault-coverages greater than 95 per cent.
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